,8`((7radxa,rockpi-n8vamrs,rk3288-vmarc-somrockchip,rk3288&7Radxa ROCK Pi N8aliases=/ethernet@ff290000G/i2c@ff650000L/i2c@ff140000Q/i2c@ff660000V/i2c@ff150000[/i2c@ff160000`/i2c@ff170000e/mmc@ff0f0000k/mmc@ff0c0000q/mmc@ff0d0000w/mmc@ff0e0000}/serial@ff180000/serial@ff190000/serial@ff690000/serial@ff1b0000/serial@ff1c0000/spi@ff110000/spi@ff120000/spi@ff130000arm-pmuarm,cortex-a12-pmu0cpusrockchip,rk3066-smpcpu@500cpuarm,cortex-a12'@5<rVcpu@501cpuarm,cortex-a12'@5<rVcpu@502cpuarm,cortex-a12'@5<rVcpu@503cpuarm,cortex-a12'@5<rVopp-table-0operating-points-v2^Vopp-126000000ip opp-216000000i p opp-312000000ip opp-408000000iQp opp-600000000i#Fp opp-696000000i)|p~opp-816000000i0,pB@opp-1008000000i<popp-1200000000iGpopp-1416000000iTfrpOopp-1512000000iZJp opp-1608000000i_"ppreserved-memory~dma-unusable@fe000000oscillator fixed-clockn6xin24mV timerarm,armv7-timer0   n6timer@ff810000rockchip,rk3288-timer  H 5a  pclktimerdisplay-subsystemrockchip,display-subsystem mmc@ff0c0000rockchip,rk3288-dw-mshcр 5Drvbiuciuciu-driveciu-sample  @reset'okay.8J[f sdefault mmc@ff0d0000rockchip,rk3288-dw-mshcр 5Eswbiuciuciu-driveciu-sample ! @reset'okay.Jsdefault mmc@ff0e0000rockchip,rk3288-dw-mshcр 5Ftxbiuciuciu-driveciu-sample "@reset 'disabledmmc@ff0f0000rockchip,rk3288-dw-mshcр 5Guybiuciuciu-driveciu-sample #@reset'okay.8[sdefaultfsaradc@ff100000rockchip,saradc $5I[saradcapb_pclkW saradc-apb 'disabledspi@ff110000(rockchip,rk3288-spirockchip,rk3066-spi5ARspiclkapb_pclk  txrx ,sdefault 'disabledspi@ff120000(rockchip,rk3288-spirockchip,rk3066-spi5BSspiclkapb_pclk txrx -sdefault !"# 'disabledspi@ff130000(rockchip,rk3288-spirockchip,rk3066-spi5CTspiclkapb_pclktxrx .sdefault$%&' 'disabledi2c@ff140000rockchip,rk3288-i2c >i2c5Msdefault('okayrtc@51haoyu,hym8563Q&)hym8563sdefault*Vi2c@ff150000rockchip,rk3288-i2c ?i2c5Osdefault+ 'disabledi2c@ff160000rockchip,rk3288-i2c @i2c5Psdefault, 'disabledi2c@ff170000rockchip,rk3288-i2c Ai2c5Qsdefault-'okayVrserial@ff180000&rockchip,rk3288-uartsnps,dw-apb-uart 7 5MUbaudclkapb_pclktxrxsdefault./'okayserial@ff190000&rockchip,rk3288-uartsnps,dw-apb-uart 8 5NVbaudclkapb_pclktxrxsdefault0 'disabledserial@ff690000&rockchip,rk3288-uartsnps,dw-apb-uarti 9 5OWbaudclkapb_pclksdefault1'okayserial@ff1b0000&rockchip,rk3288-uartsnps,dw-apb-uart : 5PXbaudclkapb_pclktxrxsdefault2 'disabledserial@ff1c0000&rockchip,rk3288-uartsnps,dw-apb-uart ; 5QYbaudclkapb_pclk  txrxsdefault3 'disableddma-controller@ff250000arm,pl330arm,primecell%@$?5 apb_pclkVthermal-zonesreserve-thermalVlz4cpu-thermalVdlz4tripscpu_alert0ppassiveV5cpu_alert1$passiveV6cpu_crit_ criticalcooling-mapsmap050map160gpu-thermalVdlz4tripsgpu_alert0ppassiveV7gpu_crit_ criticalcooling-mapsmap07 8tsadc@ff280000rockchip,rk3288-tsadc( %5HZtsadcapb_pclk tsadc-apbsinitdefaultsleep9:9;s 'disabledV4ethernet@ff290000rockchip,rk3288-gmac)macirqeth_wake_irq;85fgc]Mstmmacethmac_clk_rxmac_clk_txclk_mac_refclk_mac_refoutaclk_macpclk_macB stmmaceth'okay<*input7rgmiisdefault=@ V'Pk(t} >usb@ff500000 generic-ehciP 5?usb'okayusb@ff520000 generic-ohciR )5?usb'okayusb@ff5400002rockchip,rk3288-usbrockchip,rk3066-usbsnps,dwc2T 5otghost@ usb2-phy'okayusb@ff5800002rockchip,rk3288-usbrockchip,rk3066-usbsnps,dwc2X 5otgotg@@ A usb2-phy'okayusb@ff5c0000 generic-ehci\ 5 'disableddma-controller@ff600000arm,pl330arm,primecell`@$?5 apb_pclk 'disabledi2c@ff650000rockchip,rk3288-i2ce <i2c5LsdefaultB'okaypmic@1brockchip,rk808&CsdefaultDE'rk808-clkout1rk808-clkout25FAFMFYFeFqF}FFregulatorsDCDC_REG1vdd_arm q\regulator-state-mem.DCDC_REG2vdd_gpu PGpregulator-state-mem.DCDC_REG3vcc_ddrregulator-state-mem\DCDC_REG4vcc_io2Z2ZVregulator-state-mem\t2ZLDO_REG1vcc_tp2Z2Zregulator-state-mem.LDO_REG2 vcca_codec2Z2Zregulator-state-mem\t2ZLDO_REG3vdd_10B@B@regulator-state-mem\tB@LDO_REG4vcc_wlw@w@V[regulator-state-mem\LDO_REG5 vccio_sdw@2ZV regulator-state-mem\t2ZLDO_REG6 vdd10_lcdB@B@regulator-state-mem.LDO_REG7vcc_18w@w@VZregulator-state-mem\tw@LDO_REG8 vcc18_lcdw@w@regulator-state-mem.SWITCH_REG1vcc_sdregulator-state-mem.SWITCH_REG2vcc_lcdregulator-state-mem.i2c@ff660000rockchip,rk3288-i2cf =i2c5NsdefaultG 'disabledpwm@ff680000rockchip,rk3288-pwmhsdefaultH5_'okaypwm@ff680010rockchip,rk3288-pwmhsdefaultI5_ 'disabledpwm@ff680020rockchip,rk3288-pwmh sdefaultJ5_'okaypwm@ff680030rockchip,rk3288-pwmh0sdefaultK5_ 'disabledsram@ff700000 mmio-sramp~psmp-sram@0rockchip,rk3066-smp-sramsram@ff720000#rockchip,rk3288-pmu-srammmio-sramrpower-management@ff730000&rockchip,rk3288-pmusysconsimple-mfdsVpower-controller!rockchip,rk3288-power-controller}h V_power-domain@9 5chgfdehilkj$LMNOPQRSTpower-domain@11 5opUVpower-domain@12 5Wpower-domain@13 5XYreboot-modesyscon-reboot-modeRBRBRB RBsyscon@ff740000rockchip,rk3288-sgrfsyscontclock-controller@ff760000rockchip,rk3288-cruv5 xin24m;H}jk$#gׄeрxhрxhVsyscon@ff770000&rockchip,rk3288-grfsysconsimple-mfdwV;edp-phyrockchip,rk3288-dp-phy5h24m 'disabledVoio-domains"rockchip,rk3288-io-voltage-domain'okay *8ZHV d[usbphyrockchip,rk3288-usb-phy'okayusb-phy@320 5]phyclk phy-resetVAusb-phy@33445^phyclk phy-resetV?usb-phy@348H5_phyclk phy-resetV@watchdog@ff800000 rockchip,rk3288-wdtsnps,dw-wdt5p O 'disabledsound@ff8b0000,rockchip,rk3288-spdifrockchip,rk3066-spdifp5T mclkhclk\tx 6sdefault]; 'disabledi2s@ff890000(rockchip,rk3288-i2srockchip,rk3066-i2sp 55Ri2s_clki2s_hclk\\txrxsdefault^ 'disabledcrypto@ff8a0000rockchip,rk3288-crypto@ 0 5}aclkhclksclkapb_pclk crypto-rstiommu@ff900800rockchip,iommu@ 5 aclkiface 'disablediommu@ff914000rockchip,iommu @P 5 aclkiface 'disabledrga@ff920000rockchip,rk3288-rga 5jaclkhclksclk_ ilm coreaxiahbvop@ff930000rockchip,rk3288-vop  5aclk_vopdclk_vophclk_vop_ def axiahbdclk`'okayportV endpoint@0aVtendpoint@1bVpendpoint@2cVjendpoint@3dVmiommu@ff930300rockchip,iommu 5 aclkiface_ 'okayV`vop@ff940000rockchip,rk3288-vop  5aclk_vopdclk_vophclk_vop_  axiahbdclke'okayportV endpoint@0fVuendpoint@1gVqendpoint@2hVkendpoint@3iVniommu@ff940300rockchip,iommu 5 aclkiface_ 'okayVemipi@ff960000*rockchip,rk3288-mipi-dsisnps,dw-mipi-dsi@ 5~d refpclk_ ; 'disabledportsportendpoint@0jVcendpoint@1kVhlvds@ff96c000rockchip,rk3288-lvds@5g pclk_lvdsslcdcl_ ; 'disabledportsport@0endpoint@0mVdendpoint@1nVidp@ff970000rockchip,rk3288-dp@ b5icdppclkodp_ odp; 'disabledportsport@0endpoint@0pVbendpoint@1qVghdmi@ff980000rockchip,rk3288-dw-hdmi p; g5hmniahbisfrcec_ 'okayrsdefaultsportsportendpoint@0tVaendpoint@1uVfvideo-codec@ff9a0000rockchip,rk3288-vpu   vepuvdpu5 aclkhclkv_ iommu@ff9a0800rockchip,iommu 5 aclkiface_ Vviommu@ff9c0440rockchip,iommu @@@ o5 aclkiface 'disabledgpu@ffa30000#rockchip,rk3288-maliarm,mali-t760$ jobmmugpu5w_  'disabledV8opp-table-1operating-points-v2Vwopp-100000000ip~opp-200000000i p~opp-300000000ipB@opp-400000000iׄpopp-600000000i#Fpqos@ffaa0000rockchip,rk3288-qossyscon VXqos@ffaa0080rockchip,rk3288-qossyscon VYqos@ffad0000rockchip,rk3288-qossyscon VMqos@ffad0100rockchip,rk3288-qossyscon VNqos@ffad0180rockchip,rk3288-qossyscon VOqos@ffad0400rockchip,rk3288-qossyscon VPqos@ffad0480rockchip,rk3288-qossyscon VQqos@ffad0500rockchip,rk3288-qossyscon VLqos@ffad0800rockchip,rk3288-qossyscon VRqos@ffad0880rockchip,rk3288-qossyscon VSqos@ffad0900rockchip,rk3288-qossyscon VTqos@ffae0000rockchip,rk3288-qossyscon VWqos@ffaf0000rockchip,rk3288-qossyscon VUqos@ffaf0080rockchip,rk3288-qossyscon VVdma-controller@ffb20000arm,pl330arm,primecell@$?5 apb_pclkV\efuse@ffb40000rockchip,rk3288-efuse 5q pclk_efusecpu-id@7cpu_leakage@17interrupt-controller@ffc01000 arm,gic-400$@ @ `   Vpinctrlrockchip,rk3288-pinctrl;~gpio@ff750000rockchip,gpio-banku Q5@5E$VCgpio@ff780000rockchip,gpio-bankx R5A5E$gpio@ff790000rockchip,gpio-banky S5B5E$gpio@ff7a0000rockchip,gpio-bankz T5C5E$gpio@ff7b0000rockchip,gpio-bank{ U5D5E$V>gpio@ff7c0000rockchip,gpio-bank| V5E5E$V)gpio@ff7d0000rockchip,gpio-bank} W5F5E$gpio@ff7e0000rockchip,gpio-bank~ X5G5E$gpio@ff7f0000rockchip,gpio-bank Y5H5E$hdmihdmi-cec-c0QxVshdmi-cec-c7Qxhdmi-ddc Qxxhdmi-ddc-unwedge Qyxpcfg-output-low_Vypcfg-pull-upjVzpcfg-pull-downwV{pcfg-pull-noneVxpcfg-pull-none-12ma V~suspendglobal-pwroffQxVEddrio-pwroffQxddr0-retentionQzddr1-retentionQzedpedp-hpdQ {i2c0i2c0-xfer QxxVBi2c1i2c1-xfer QxxV(i2c2i2c2-xfer Q x xVGi2c3i2c3-xfer QxxV+i2c4i2c4-xfer QxxV,i2c5i2c5-xfer QxxV-i2s0i2s0-bus`QxxxxxxV^lcdclcdc-ctl@QxxxxVlsdmmcsdmmc-clkQ|V sdmmc-cmdQ}Vsdmmc-cdQzVsdmmc-bus1Qzsdmmc-bus4@Q}}}}Vsdio0sdio0-bus1Qzsdio0-bus4@QzzzzVsdio0-cmdQzVsdio0-clkQxVsdio0-cdQzsdio0-wpQzsdio0-pwrQzsdio0-bkpwrQzsdio0-intQzsdio1sdio1-bus1Qzsdio1-bus4@Qzzzzsdio1-cdQzsdio1-wpQzsdio1-bkpwrQzsdio1-intQzsdio1-cmdQzsdio1-clkQxsdio1-pwrQ zemmcemmc-clkQxVemmc-cmdQzVemmc-pwrQ zVemmc-bus1Qzemmc-bus4@Qzzzzemmc-bus8QzzzzzzzzVspi0spi0-clkQ zVspi0-cs0Q zVspi0-txQzVspi0-rxQzVspi0-cs1Qzspi1spi1-clkQ zV spi1-cs0Q zV#spi1-rxQzV"spi1-txQzV!spi2spi2-cs1Qzspi2-clkQzV$spi2-cs0QzV'spi2-rxQzV&spi2-txQ zV%uart0uart0-xfer QzxV.uart0-ctsQzV/uart0-rtsQxuart1uart1-xfer Qz xV0uart1-ctsQ zuart1-rtsQ xuart2uart2-xfer QzxV1uart3uart3-xfer QzxV2uart3-ctsQ zuart3-rtsQ xuart4uart4-xfer QzxV3uart4-ctsQ zuart4-rtsQ xtsadcotp-pinQ xV9otp-outQ xV:pwm0pwm0-pinQxVHpwm1pwm1-pinQxVIpwm2pwm2-pinQxVJpwm3pwm3-pinQxVKgmacrgmii-pinsQxxxx~~~~xxx ~~xxV=rmii-pinsQxxxxxxxxxxspdifspdif-txQ xV]hym8563hym8563-intQzV*pcfg-pull-none-drv-8maV|pcfg-pull-up-drv-8majV}pmicpmic-intQzVDsdio-pwrseqwifi-enable-hQxVvbus_hostusb1-en-ocQzVvbus_typecusb0-en-ocQ zVexternal-gmac-clock fixed-clocksY@ clkin_gmacV<sdio-pwrseqmmc-pwrseq-simple5 ext_clocksdefault >Vvcc12v-dcin-regulatorregulator-fixed vcc12v_dcinVvcc5v0-sys-regulatorregulator-fixed vcc5v0_sysLK@LK@VFvbus-hostregulator-fixedsdefault vbus_hostF Cvbus-typecregulator-fixedsdefault vbus_typecF C vccio-flash-regulatorregulator-fixed vccio_flashw@w@V #address-cells#size-cellscompatibleinterrupt-parentmodelethernet0i2c0i2c1i2c2i2c3i2c4i2c5mshc0mshc1mshc2mshc3serial0serial1serial2serial3serial4spi0spi1spi2interruptsinterrupt-affinityenable-methodrockchip,pmudevice_typeregresetsoperating-points-v2#cooling-cellsclock-latencyclocksdynamic-power-coefficientphandleopp-sharedopp-hzopp-microvoltrangesclock-frequencyclock-output-names#clock-cellsarm,cpu-registers-not-fw-configuredarm,no-tick-in-suspendclock-namesportsmax-frequencyfifo-depthreset-namesstatusbus-widthcap-mmc-highspeedcap-sd-highspeeddisable-wpvqmmc-supplypinctrl-namespinctrl-0cap-sdio-irqkeep-power-in-suspendmmc-pwrseqnon-removablesd-uhs-sdr104vmmc-supply#io-channel-cellsdmasdma-namesreg-shiftreg-io-width#dma-cellsarm,pl330-broken-no-flushparm,pl330-periph-burstpolling-delay-passivepolling-delaythermal-sensorstemperaturehysteresistripcooling-devicepinctrl-1pinctrl-2#thermal-sensor-cellsrockchip,grfrockchip,hw-tshut-tempinterrupt-namesassigned-clock-parentsclock_in_outphy-modesnps,reset-active-lowsnps,reset-delays-ustx_delayrx_delayassigned-clocksphy-supplysnps,reset-gpiophysphy-namesdr_modesnps,reset-phy-on-wakeg-np-tx-fifo-sizeg-rx-fifo-sizeg-tx-fifo-sizerockchip,system-power-controllerwakeup-sourcevcc1-supplyvcc2-supplyvcc3-supplyvcc4-supplyvcc6-supplyvcc7-supplyvcc8-supplyvcc9-supplyvcc10-supplyvcc11-supplyvcc12-supplyvddio-supplyregulator-nameregulator-always-onregulator-boot-onregulator-min-microvoltregulator-max-microvoltregulator-off-in-suspendregulator-ramp-delayregulator-on-in-suspendregulator-suspend-microvolt#pwm-cells#power-domain-cellspm_qosoffsetmode-normalmode-recoverymode-bootloadermode-loader#reset-cellsassigned-clock-rates#phy-cellsbb-supplyflash0-supplygpio1830-supplygpio30-supplysdcard-supplywifi-supply#sound-dai-cellsrockchip,playback-channelsrockchip,capture-channels#iommu-cellsrockchip,disable-mmu-resetpower-domainsiommusremote-endpointddc-i2c-businterrupt-controller#interrupt-cellsgpio-controller#gpio-cellsrockchip,pinsoutput-lowbias-pull-upbias-pull-downbias-disabledrive-strengthreset-gpiosvin-supplyenable-active-high