Ð þí¶;8©t( Ç©<Kgoogle,veyron-pinky-rev2google,veyron-pinkygoogle,veyronrockchip,rk3288& 7Google Pinkyaliases=/ethernet@ff290000G/i2c@ff650000L/i2c@ff140000Q/i2c@ff660000V/i2c@ff150000[/i2c@ff160000`/i2c@ff170000e/mmc@ff0f0000k/mmc@ff0c0000q/mmc@ff0d0000w/mmc@ff0e0000}/serial@ff180000…/serial@ff190000/serial@ff690000•/serial@ff1b0000/serial@ff1c0000¥/spi@ff110000ª/spi@ff120000¯/spi@ff130000´/spi@ff110000/ec@0/i2c-tunnelarm-pmuarm,cortex-a12-pmu0º—˜™šÅcpusØrockchip,rk3066-smpæcpu@500ócpuarm,cortex-a12ÿ -œ@;Br\ hcpu@501ócpuarm,cortex-a12ÿ -œ@;Brhcpu@502ócpuarm,cortex-a12ÿ -œ@;Brhcpu@503ócpuarm,cortex-a12ÿ -œ@;Brhopp-table-0operating-points-v2phopp-126000000{‚›€‚ » opp-216000000{ ßæ‚ » opp-408000000{Q–‚ » opp-600000000{#ÃF‚ » opp-696000000{)|‚~ðopp-816000000{0£,‚B@opp-1008000000{<Ü‚opp-1200000000{G†Œ‚Èàopp-1416000000{Tfr‚O€opp-1512000000{ZJ‚Ðopp-1608000000{_Ø"‚Ö opp-1704000000{eú‚™popp-1800000000{kIÒ‚\Àreserved-memorydma-unusable@fe000000ÿþoscillator fixed-clock—n6§xin24mºh timerarm,armv7-timerÇ0º   —n6ëtimer@ff810000rockchip,rk3288-timerÿÿ  ºH ;a  pclktimerdisplay-subsystemrockchip,display-subsystem mmc@ff0c0000rockchip,rk3288-dw-mshcðÑ€ ;ÈDrvbiuciuciu-driveciu-sample" º ÿÿ @€-reset9okay@J\mÈ  ˆZ¦³ÀÍÛçôdefault  mmc@ff0d0000rockchip,rk3288-dw-mshcðÑ€ ;ÉEswbiuciuciu-driveciu-sample" º!ÿÿ @-reset9okay@\"8Côdefault ¦³ÀÍÛçmmc@ff0e0000rockchip,rk3288-dw-mshcðÑ€ ;ÊFtxbiuciuciu-driveciu-sample" º"ÿÿ@‚-reset 9disabledmmc@ff0f0000rockchip,rk3288-dw-mshcðÑ€ ;ËGuybiuciuciu-driveciu-sample" º#ÿÿ@ƒ-reset9okay@JˆžQ\Côdefaultsaradc@ff100000rockchip,saradcÿÿ º$k;I[saradcapb_pclkW -saradc-apb 9disabledspi@ff110000(rockchip,rk3288-spirockchip,rk3066-spi;ARspiclkapb_pclk} ‚txrx º,ôdefault!"#$ÿÿ9okayec@0google,cros-ec-spiÿŒ& ºôdefault%©-ÆÀi2c-tunnelgoogle,cros-ec-i2c-tunnel»sbs-battery@bsbs,sbs-batteryÿ Íákeyboard-controllergoogle,cros-ec-keybö D3;<=>?@A B CD}0Y1 d"#(  \V |})  Ž + ^a !%$' & + ,./-32*5 4 9    8 l j6  g ispi@ff120000(rockchip,rk3288-spirockchip,rk3066-spi;BSspiclkapb_pclk} ‚txrx º-ôdefault&'()ÿÿ 9disabledspi@ff130000(rockchip,rk3288-spirockchip,rk3066-spi;CTspiclkapb_pclk}  ‚txrx º.ôdefault*+,-ÿÿ9okay@ flash@0jedec,spi-nor©úð€ÿi2c@ff140000rockchip,rk3288-i2cÿÿ º>i2c;Môdefault.9okay—€S2kdtpm@20infineon,slb9645ttÿ ‚i2c@ff150000rockchip,rk3288-i2cÿÿ º?i2c;Oôdefault/9okay—€S2k,i2c@ff160000rockchip,rk3288-i2cÿÿ º@i2c;Pôdefault09okay—€S2k,ts3a227e@3b ti,ts3a227eÿ;&1ºôdefault2šh™trackpad@15elan,ekth3000ÿ& ºôdefault3¥4°i2c@ff170000rockchip,rk3288-i2cÿÿ ºAi2c;Qôdefault5 9disabledserial@ff180000&rockchip,rk3288-uartsnps,dw-apb-uartÿÿ º7¾È;MUbaudclkapb_pclk}  ‚txrxôdefault 6789okayserial@ff190000&rockchip,rk3288-uartsnps,dw-apb-uartÿÿ º8¾È;NVbaudclkapb_pclk}  ‚txrxôdefault99okayserial@ff690000&rockchip,rk3288-uartsnps,dw-apb-uartÿÿi º9¾È;OWbaudclkapb_pclkôdefault:9okayserial@ff1b0000&rockchip,rk3288-uartsnps,dw-apb-uartÿÿ º:¾È;PXbaudclkapb_pclk}  ‚txrxôdefault; 9disabledserial@ff1c0000&rockchip,rk3288-uartsnps,dw-apb-uartÿÿ º;¾È;QYbaudclkapb_pclk} ‚txrxôdefault< 9disableddma-controller@ff250000arm,pl330arm,primecellÿÿ%@ºÕàû; apb_pclkh thermal-zonesreserve-thermalè(ˆ6=cpu-thermald(ˆ6=tripscpu_alert0FpRÐúpassiveh>cpu_alert1F$øRÐúpassiveh?cpu_critF† RÐ úcriticalcooling-mapsmap0]>0bÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿmap1]?0bÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿgpu-thermald(ˆ6=tripsgpu_alert0F4RÐúpassiveh@gpu_critF† RÐ úcriticalcooling-mapsmap0]@ bAÿÿÿÿÿÿÿÿtsadc@ff280000rockchip,rk3288-tsadcÿÿ( º%;HZtsadcapb_pclkŸ -tsadc-apbôinitdefaultsleepBqC{B…›D¨èH 9disabled¿Öh=ethernet@ff290000rockchip,rk3288-gmacÿÿ)ºñmacirqeth_wake_irq›D8;—fgc˜Ä]Mstmmacethmac_clk_rxmac_clk_txclk_mac_refclk_mac_refoutaclk_macpclk_macB -stmmaceth 9disabledusb@ff500000 generic-ehciÿÿP º;ÂEusb9okayusb@ff520000 generic-ohciÿÿR º);ÂEusb 9disabledusb@ff5400002rockchip,rk3288-usbrockchip,rk3066-usbsnps,dwc2ÿÿT º;Ãotg&hostF usb2-phy.9okayEusb@ff5800002rockchip,rk3288-usbrockchip,rk3066-usbsnps,dwc2ÿÿX º;Áotg&host\n}€€@@ G usb2-phy9okayŒzœGEusb@ff5c0000 generic-ehciÿÿ\ º;Ä 9disableddma-controller@ff600000arm,pl330arm,primecellÿÿ`@ºÕàû;Á apb_pclk 9disabledi2c@ff650000rockchip,rk3288-i2cÿÿe º<i2c;LôdefaultH9okay—€S2kdpmic@1brockchip,rk808ÿ§xin32kwifibt_32kin&1ºôdefaultI³°ºÔàìøJ(54BOJ[JhregulatorsDCDC_REG1hvdd_armw‹ q°µ Íqh regulator-state-memâDCDC_REG2hvdd_gpuw‹ 5µÐÍqhregulator-state-memâDCDC_REG3 hvcc135_ddrw‹regulator-state-memûDCDC_REG4hvcc_18w‹w@µw@hregulator-state-memûw@LDO_REG1 hvcc33_iow‹2Z µ2Z h4regulator-state-memû2Z LDO_REG3hvdd_10w‹B@µB@regulator-state-memûB@LDO_REG7hvdd10_lcd_pwren_hw‹&% µ&% regulator-state-memâSWITCH_REG1 hvcc33_lcdw‹h`regulator-state-memâLDO_REG6 hvcc18_codecw‹w@µw@haregulator-state-memâLDO_REG4 hvccio_sdw@µ2Z hregulator-state-memâLDO_REG5 hvcc33_sd2Z µ2Z hregulator-state-memâLDO_REG8 hvcc33_ccdw‹2Z µ2Z regulator-state-memâSWITCH_REG2w‹ hvcc18_lcdregulator-state-memâi2c@ff660000rockchip,rk3288-i2cÿÿf º=i2c;NôdefaultK9okay—† S2k max98090@10maxim,max98090ÿ&Lºmclk;qôdefaultMh˜pwm@ff680000rockchip,rk3288-pwmÿÿh/ôdefaultN;_9okayhœpwm@ff680010rockchip,rk3288-pwmÿÿh/ôdefaultO;_9okayh”pwm@ff680020rockchip,rk3288-pwmÿÿh /ôdefaultP;_ 9disabledpwm@ff680030rockchip,rk3288-pwmÿÿh0/ôdefaultQ;_ 9disabledsram@ff700000 mmio-sramÿÿp€ÿp€smp-sram@0rockchip,rk3066-smp-sramÿsram@ff720000#rockchip,rk3288-pmu-srammmio-sramÿÿrpower-management@ff730000&rockchip,rk3288-pmusysconsimple-mfdÿÿshpower-controller!rockchip,rk3288-power-controller:Œhœ hepower-domain@9ÿ È;ÊÍÈÌÅƾ¿ÔÕÖÙÑÒchgfdehilkj$NRSTUVWXYZ:power-domain@11ÿ ;ÏopN[\:power-domain@12ÿ ;ÐÜN]:power-domain@13ÿ ;ÀN^_:reboot-modesyscon-reboot-modeU”\RBÃhRBÃvRBà †RBÃsyscon@ff740000rockchip,rk3288-sgrfsysconÿÿtclock-controller@ff760000rockchip,rk3288-cruÿÿv; xin24m›Dº’HŒÑÝjÒÞk$Ÿ#g¸€ׄÍeá£ðÑ€xhÀá£ðÑ€xhÀhsyscon@ff770000&rockchip,rk3288-grfsysconsimple-mfdÿÿwhDedp-phyrockchip,rk3288-dp-phy;h24m´9okayhuio-domains"rockchip,rk3288-io-voltage-domain9okay¿4ÉÔâ4ò4 `  a %usbphyrockchip,rk3288-usb-phy9okayusb-phy@320´ÿ ;]phyclkº… -phy-resethGusb-phy@334´ÿ4;^phyclkºˆ -phy-resethEusb-phy@348´ÿH;_phyclkº‹ -phy-resethFwatchdog@ff800000 rockchip,rk3288-wdtsnps,dw-wdtÿÿ€;p ºO9okaysound@ff88b0000,rockchip,rk3288-spdifrockchip,rk3066-spdifÿÿ‹ 3;TÐ mclkhclk}b‚tx º6ôdefaultc›D 9disabledi2s@ff890000(rockchip,rk3288-i2srockchip,rk3066-i2sÿÿ‰ 3 º5;RÎi2s_clki2s_hclk}bb‚txrxôdefaultd D _9okayh—crypto@ff8a0000rockchip,rk3288-cryptoÿÿŠ@ º0 ;ÇÍ}Áaclkhclksclkapb_pclk® -crypto-rstiommu@ff900800rockchip,iommuÿÿ@ º;ÊÔ aclkiface y 9disablediommu@ff914000rockchip,iommu ÿÿ‘@ÿ‘P º;ÍÕ aclkiface y † 9disabledrga@ff920000rockchip,rk3288-rgaÿÿ’€ º;ÈÖjaclkhclksclk ¡e ilm -coreaxiahbvop@ff930000rockchip,rk3288-vop ÿÿ“œÿ“ º;žÑaclk_vopdclk_vophclk_vop ¡e def -axiahbdclk ¯f9okayporth endpoint@0ÿ ¶gh{endpoint@1ÿ ¶hhvendpoint@2ÿ ¶ihpendpoint@3ÿ ¶jhsiommu@ff930300rockchip,iommuÿÿ“ º;ÅÑ aclkiface ¡e  y9okayhfvop@ff940000rockchip,rk3288-vop ÿÿ”œÿ” º;Æ¿Òaclk_vopdclk_vophclk_vop ¡e °±² -axiahbdclk ¯k9okayporth endpoint@0ÿ ¶lh|endpoint@1ÿ ¶mhwendpoint@2ÿ ¶nhqendpoint@3ÿ ¶ohtiommu@ff940300rockchip,iommuÿÿ” º;ÆÒ aclkiface ¡e  y9okayhkmipi@ff960000*rockchip,rk3288-mipi-dsisnps,dw-mipi-dsiÿÿ–@ º;~d refpclk ¡e ›D 9disabledportsportendpoint@0ÿ ¶phiendpoint@1ÿ ¶qhnlvds@ff96c000rockchip,rk3288-lvdsÿÿ–À@;g pclk_lvdsôlcdcr ¡e ›D 9disabledportsport@0ÿendpoint@0ÿ ¶shjendpoint@1ÿ ¶thodp@ff970000rockchip,rk3288-dpÿÿ—@ ºb;icdppclkudp ¡e o-dp›D9okay Æportsport@0ÿendpoint@0ÿ ¶vhhendpoint@1ÿ ¶whmport@1ÿendpoint@0ÿ ¶xhžhdmi@ff980000rockchip,rk3288-dw-hdmiÿÿ˜È 3›D ºg;hmniahbisfrcec ¡e 9okayôdefaultunwedgeyqzhšportsportendpoint@0ÿ ¶{hgendpoint@1ÿ ¶|hlvideo-codec@ff9a0000rockchip,rk3288-vpuÿÿšº   ñvepuvdpu;ÐÜ aclkhclk ¯} ¡e iommu@ff9a0800rockchip,iommuÿÿš º ;ÐÜ aclkiface y ¡e h}iommu@ff9c0440rockchip,iommu ÿÿœ@@ÿœ€@ ºo;ÏÛ aclkiface y 9disabledgpu@ffa30000#rockchip,rk3288-maliarm,mali-t760ÿÿ£$º ñjobmmugpu;À ~ ¡e 9okay ÐhAopp-table-1operating-points-v2h~opp-100000000{õá‚~ðopp-200000000{ ë‚~ðopp-300000000{ᣂB@opp-400000000{ׄ‚Èàopp-600000000{#ÃF‚Ðqos@ffaa0000rockchip,rk3288-qossysconÿÿª h^qos@ffaa0080rockchip,rk3288-qossysconÿÿª€ h_qos@ffad0000rockchip,rk3288-qossysconÿÿ­ hSqos@ffad0100rockchip,rk3288-qossysconÿÿ­ hTqos@ffad0180rockchip,rk3288-qossysconÿÿ­€ hUqos@ffad0400rockchip,rk3288-qossysconÿÿ­ hVqos@ffad0480rockchip,rk3288-qossysconÿÿ­€ hWqos@ffad0500rockchip,rk3288-qossysconÿÿ­ hRqos@ffad0800rockchip,rk3288-qossysconÿÿ­ hXqos@ffad0880rockchip,rk3288-qossysconÿÿ­€ hYqos@ffad0900rockchip,rk3288-qossysconÿÿ­ hZqos@ffae0000rockchip,rk3288-qossysconÿÿ® h]qos@ffaf0000rockchip,rk3288-qossysconÿÿ¯ h[qos@ffaf0080rockchip,rk3288-qossysconÿÿ¯€ h\dma-controller@ffb20000arm,pl330arm,primecellÿÿ²@ºÕàû;Á apb_pclkhbefuse@ffb40000rockchip,rk3288-efuseÿÿ´ ;q pclk_efusecpu-id@7ÿcpu_leakage@17ÿinterrupt-controller@ffc01000 arm,gic-400 Ü ñ@ÿÿÀÿÀ ÿÀ@ ÿÀ`  º hpinctrlrockchip,rk3288-pinctrl›Dæôdefaultsleep€‚ƒ„q€‚…†gpio@ff750000rockchip,gpio-bankÿÿu ºQ;@   Ü ñh1gpio@ff780000rockchip,gpio-bankÿÿx ºR;A   Ü ñgpio@ff790000rockchip,gpio-bankÿÿy ºS;B   Ü ñgpio@ff7a0000rockchip,gpio-bankÿÿz ºT;C   Ü ñgpio@ff7b0000rockchip,gpio-bankÿÿ{ ºU;D   Ü ñh’gpio@ff7c0000rockchip,gpio-bankÿÿ| ºV;E   Ü ñgpio@ff7d0000rockchip,gpio-bankÿÿ} ºW;F   Ü ñhLgpio@ff7e0000rockchip,gpio-bankÿÿ~ ºX;G   Ü ñh gpio@ff7f0000rockchip,gpio-bankÿÿ ºY;H   Ü ñhdmihdmi-cec-c0 ‡hdmi-cec-c7 ‡hdmi-ddc ‡‡hyhdmi-ddc-unwedge ˆ‡hzpcfg-output-low ,hˆpcfg-pull-up 7h‰pcfg-pull-down Dh‹pcfg-pull-none Sh‡pcfg-pull-none-12ma S ` hsuspendglobal-pwroff ‡h‚ddrio-pwroff ‡hddr0-retention ‰h€ddr1-retention ‰suspend-l-wake ˆhƒsuspend-l-sleep Šh…edpedp-hpd  ‹i2c0i2c0-xfer ‡‡hHi2c1i2c1-xfer ‡‡h.i2c2i2c2-xfer  ‡ ‡hKi2c3i2c3-xfer ‡‡h/i2c4i2c4-xfer ‡‡h0i2c5i2c5-xfer ‡‡h5i2s0i2s0-bus` ‡‡‡‡‡‡hdlcdclcdc-ctl@ ‡‡‡‡hrsdmmcsdmmc-clk Œhsdmmc-cmd Œhsdmmc-cd ‰sdmmc-bus1 ‰sdmmc-bus4@ ŒŒŒŒhsdmmc-cd-disabled ‡hsdmmc-cd-pin ‡hsdmmc-wp-pin  ‰hsdio0sdio0-bus1 ‰sdio0-bus4@ ŒŒŒŒhsdio0-cmd Œhsdio0-clk Œhsdio0-cd ‰sdio0-wp ‰sdio0-pwr ‰sdio0-bkpwr ‰sdio0-int ‰wifienable-h ‡h‘bt-enable-l ‡bt-host-wake ‹bt-host-wake-l ‡bt-dev-wake-sleep ˆh†bt-dev-wake-awake Šh„bt-dev-wake ‡sdio1sdio1-bus1 ‰sdio1-bus4@ ‰‰‰‰sdio1-cd ‰sdio1-wp ‰sdio1-bkpwr ‰sdio1-int ‰sdio1-cmd ‰sdio1-clk ‡sdio1-pwr  ‰emmcemmc-clk Œhemmc-cmd Œhemmc-pwr  ‰emmc-bus1 ‰emmc-bus4@ ‰‰‰‰emmc-bus8€ ŒŒŒŒŒŒŒŒhemmc-reset  ‰hspi0spi0-clk  ‰h!spi0-cs0  ‰h$spi0-tx ‰h"spi0-rx ‰h#spi0-cs1 ‰spi1spi1-clk  ‰h&spi1-cs0  ‰h)spi1-rx ‰h(spi1-tx ‰h'spi2spi2-cs1 ‰spi2-clk ‰h*spi2-cs0 ‰h-spi2-rx ‰h,spi2-tx  ‰h+uart0uart0-xfer ‰‡h6uart0-cts ‰h7uart0-rts ‡h8uart1uart1-xfer ‰ ‡h9uart1-cts  ‰uart1-rts  ‡uart2uart2-xfer ‰‡h:uart3uart3-xfer ‰‡h;uart3-cts  ‰uart3-rts  ‡uart4uart4-xfer ‰‡h<uart4-cts  ‰uart4-rts  ‡tsadcotp-pin  ‡hBotp-out  ‡hCpwm0pwm0-pin ‡hNpwm1pwm1-pin ‡hOpwm2pwm2-pin ‡hPpwm3pwm3-pin ‡hQgmacrgmii-pins𠇇‡‡‡‡‡ ‡‡rmii-pins  ‡‡‡‡‡‡‡‡‡‡spdifspdif-tx  ‡hcpcfg-pull-none-drv-8ma S `hŒpcfg-pull-up-drv-8ma 7 `pcfg-output-high ohŠbuttonspwr-key-l ‰hŽap-lid-int-l ‰h¡pwr-key-h ‡h pmicpmic-int-l ‰hIrebootap-warm-reset-h  ‡hrecovery-switchrec-mode-l  ‰tpmtpm-int-h ‡write-protectfw-wp-ap ‡codechp-det ‰h–int-codec ‹hMmic-det  ‰h•headsetts3a227e-int-l ‰h2backlightbl-en ‡h›chargerac-present-ap ‰hŸcros-ecec-int ‡h%trackpadtrackpad-int ‰h3usb-hosthost1-pwr-en  ‡h¢usbotg-pwren-h  ‡h£chosen {serial2:115200n8memoryómemoryÿ€power-button gpio-keysôdefaultŽkey-power ‡Power ‚1 t ˜d°gpio-restart gpio-restart ‚1 ôdefault ªÈsdio-pwrseqmmc-pwrseq-simple; ext_clockôdefault‘ ³’hvcc-5vregulator-fixedhvcc_5vw‹LK@µLK@ ¿“hJvcc33-sysregulator-fixed hvcc33_sysw‹2Z µ2Z  ¿“hvcc50-hdmiregulator-fixed hvcc50_hdmiw‹ ¿Jvdd-logicpwm-regulator hvdd_logic Ê”Ê Ï Ú{ î”w‹~ðµ™pÍ sound!rockchip,rockchip-audio-max98090ôdefault•– VEYRON-I2S — (˜ =L SL  j™ šbacklightpwm-backlight •ÿ §ÿ ¾€ × ôdefault› ÊœB@ ä  ù hpanelinnolux,n116bge9okay ` panel-timing—l÷ !V )ˆ 6< B L Y a n  z  „portsportendpoint ¶žhxgpio-charger gpio-charger ‘mains ‚1ôdefaultŸlid-switch gpio-keysôdefault ¡switch-lid ‡Lid ‚1°  ž ˜key-power ‚1vccsysregulator-fixedhvccsys‹wh“vcc5-host1-regulatorregulator-fixed ¯ Â1 ôdefault¢ hvcc5_host1w‹vcc5v-otg-regulatorregulator-fixed ¯ Â1 ôdefault£ hvcc5_host2w‹ #address-cells#size-cellscompatibleinterrupt-parentmodelethernet0i2c0i2c1i2c2i2c3i2c4i2c5mshc0mshc1mshc2mshc3serial0serial1serial2serial3serial4spi0spi1spi2i2c20interruptsinterrupt-affinityenable-methodrockchip,pmudevice_typeregresetsoperating-points-v2#cooling-cellsclock-latencyclocksdynamic-power-coefficientcpu0-supplyphandleopp-sharedopp-hzopp-microvoltrangesclock-frequencyclock-output-names#clock-cellsarm,cpu-registers-not-fw-configuredarm,no-tick-in-suspendclock-namesportsmax-frequencyfifo-depthreset-namesstatusbus-widthcap-mmc-highspeedcap-sd-highspeedcard-detect-delaycd-gpiosrockchip,default-sample-phasesd-uhs-sdr12sd-uhs-sdr25sd-uhs-sdr50sd-uhs-sdr104vmmc-supplyvqmmc-supplypinctrl-namespinctrl-0wp-gpioscap-sdio-irqkeep-power-in-suspendmmc-pwrseqnon-removabledisable-wpmmc-hs200-1_8v#io-channel-cellsdmasdma-namesgoogle,cros-ec-spi-pre-delayspi-max-frequencygoogle,remote-bussbs,i2c-retry-countsbs,poll-retry-countkeypad,num-rowskeypad,num-columnsgoogle,needs-ghost-filterlinux,keymaprx-sample-delay-nsi2c-scl-falling-time-nsi2c-scl-rising-time-nspowered-while-suspendedti,micbiasvcc-supplywakeup-sourcereg-shiftreg-io-width#dma-cellsarm,pl330-broken-no-flushparm,pl330-periph-burstpolling-delay-passivepolling-delaythermal-sensorstemperaturehysteresistripcooling-devicepinctrl-1pinctrl-2#thermal-sensor-cellsrockchip,grfrockchip,hw-tshut-temprockchip,hw-tshut-moderockchip,hw-tshut-polarityinterrupt-namesphysphy-namesneeds-reset-on-resumedr_modesnps,reset-phy-on-wakesnps,need-phy-for-wakeg-np-tx-fifo-sizeg-rx-fifo-sizeg-tx-fifo-sizeassigned-clocksassigned-clock-parentsrockchip,system-power-controllervcc1-supplyvcc2-supplyvcc3-supplyvcc4-supplyvcc6-supplyvcc7-supplyvcc8-supplyvcc12-supplyvddio-supplyvcc10-supplyvcc9-supplyvcc11-supplyregulator-nameregulator-always-onregulator-boot-onregulator-min-microvoltregulator-max-microvoltregulator-ramp-delayregulator-off-in-suspendregulator-on-in-suspendregulator-suspend-microvolt#pwm-cells#power-domain-cellspm_qosoffsetmode-normalmode-recoverymode-bootloadermode-loader#reset-cellsassigned-clock-rates#phy-cellsbb-supplydvp-supplyflash0-supplygpio1830-supplygpio30-supplylcdc-supplywifi-supplyaudio-supplysdcard-supply#sound-dai-cellsrockchip,playback-channelsrockchip,capture-channels#iommu-cellsrockchip,disable-mmu-resetpower-domainsiommusremote-endpointforce-hpdmali-supplyinterrupt-controller#interrupt-cellsgpio-controller#gpio-cellsrockchip,pinsoutput-lowbias-pull-upbias-pull-downbias-disabledrive-strengthoutput-highstdout-pathlabellinux,codedebounce-intervalpriorityreset-gpiosvin-supplypwmspwm-supplypwm-dutycycle-rangepwm-dutycycle-unitrockchip,modelrockchip,i2s-controllerrockchip,audio-codecrockchip,hp-det-gpiosrockchip,mic-det-gpiosrockchip,headset-codecrockchip,hdmi-codecbrightness-levelsnum-interpolated-stepsdefault-brightness-levelenable-gpiospost-pwm-on-delay-mspwm-off-delay-mspower-supplybacklighthactivehfront-porchhback-porchhsync-lenhsync-activevactivevfront-porchvback-porchvsync-lenvsync-activecharger-typelinux,input-typeenable-active-highgpio