!8( hUheadacoustics,omap3-ha-lcdtechnexion,omap3-tao3530ti,omap3430ti,omap34xxti,omap3 +77TI OMAP3 HEAD acoustics LCD-baseboard with TAO3530 SOMchosenaliases=/ocp@68000000/i2c@48070000B/ocp@68000000/i2c@48072000G/ocp@68000000/i2c@48060000L/ocp@68000000/mmc@4809c000Q/ocp@68000000/mmc@480b4000V/ocp@68000000/mmc@480ad000[/ocp@68000000/serial@4806a000c/ocp@68000000/serial@4806c000k/ocp@68000000/serial@49020000 s/displaycpus+cpu@0arm,cortex-a8|cpucpupmu@54000000arm,cortex-a8-pmuTdebugsssocti,omap-inframpu ti,omap3-mpumpuiva ti,iva2.2ivadsp ti,omap3-c64ocp@68000000ti,omap3-l3-smxsimple-bush +l3_mainl4@48000000ti,omap3-l4-coresimple-bus+ Hscm@2000ti,omap3-scmsimple-bus + pinmux@30 ti,omap3-padconfpinctrl-single08+ 5Spdefault ~ pinmux_hsusbb2_pins`          pinmux_mmc1_pinsP "$&pinmux_mmc2_pins0(*,.02pinmux_wlan_gpio^pinmux_uart3_pinsnAppinmux_i2c3_pinspinmux_mcspi1_pins pinmux_mcspi3_pins pinmux_mcbsp3_pins <>@Bpinmux_twl4030_pinsApinmux_sound2_pinsnpinmux_led_blue_pins pinmux_led_green_pins pinmux_led_red_pins pinmux_poweroff_pinspinmux_powerdown_input_pinsfpga_boot0_pins fpga_boot1_pins rtvxpinmux_touchscreen_irq_pins4pinmux_touchscreen_wake_pins pinmux_dss_dpi_pins pinmux_lte430_pins8pinmux_backlight_pins:scm_conf@270sysconsimple-busp0+ p0 pbias_regulator@2b0ti,pbias-omap3ti,pbias-omap pbias_mmc_omap2430pbias_mmc_omap2430w@-clocks+clock@68 ti,clkselhclock-mcbsp5-mux-fckti,composite-mux-clockmcbsp5_mux_fckclock-mcbsp3-mux-fckti,composite-mux-clockmcbsp3_mux_fckclock-mcbsp4-mux-fckti,composite-mux-clockmcbsp4_mux_fckmcbsp5_fckti,composite-clockclock@4 ti,clkselclock-mcbsp1-mux-fckti,composite-mux-clockmcbsp1_mux_fckclock-mcbsp2-mux-fckti,composite-mux-clockmcbsp2_mux_fckmcbsp1_fckti,composite-clockmcbsp2_fckti,composite-clockmcbsp3_fckti,composite-clockmcbsp4_fckti,composite-clockclockdomainspinmux@a00 ti,omap3-padconfpinctrl-single \+ 5Spinmux_twl4030_vpins target-module@480a6000ti,sysc-omap2ti,syscH `DH `HH `Lrevsyscsyss &4ick+ H `  Adisabledaes1@0 ti,omap3-aesPH  Mtxrxtarget-module@480c5000ti,sysc-omap2ti,syscH PDH PHH PLrevsyscsyss &4ick+ H P  Adisabledaes2@0 ti,omap3-aesPHABMtxrxprm@48306000 ti,omap3-prmH0`@ clocks+virt_16_8m_ck fixed-clockWY#osc_sys_ck@d40 ti,mux-clock !"# @$sys_ck@1270ti,divider-clock$gpr)sys_clkout1@d70ti,gate-clock$ pdpll3_x2_ckfixed-factor-clock%dpll3_m2x2_ckfixed-factor-clock&(dpll4_x2_ckfixed-factor-clock'corex2_fckfixed-factor-clock(*wkup_l4_ickfixed-factor-clock)icorex2_d3_fckfixed-factor-clock*corex2_d5_fckfixed-factor-clock*clockdomainscm@48004000 ti,omap3-cmH@@clocks+dummy_apb_pclk fixed-clockWomap_32k_fck fixed-clockWOvirt_12m_ck fixed-clockWvirt_13m_ck fixed-clockW]@virt_19200000_ck fixed-clockW$ virt_26000000_ck fixed-clockW!virt_38_4m_ck fixed-clockWI"dpll4_ck@d00ti,omap3-dpll-per-clock)) D 0'dpll4_m2_ck@d48ti,divider-clock'g? Hr+dpll4_m2x2_mul_ckfixed-factor-clock+,dpll4_m2x2_ck@d00ti,gate-clock, -omap_96m_alwon_fckfixed-factor-clock-9dpll3_ck@d00ti,omap3-dpll-core-clock)) @ 0%clock@1140 ti,clksel@clock-dpll3-m3ti,divider-clock dpll3_m3_ck%gr3clock-dpll4-m6ti,divider-clock dpll4_m6_ck'g?rEclock-emu-src-mux ti,mux-clockemu_src_mux_ck)./0}clock-pclk-fckti,divider-clock pclk_fck1grclock-pclkx2-fckti,divider-clock pclkx2_fck1grclock-atclk-fckti,divider-clock atclk_fck1grclock-traceclk-src-fck ti,mux-clocktraceclk_src_fck)./02clock-traceclk-fckti,divider-clock traceclk_fck2 grdpll3_m3x2_mul_ckfixed-factor-clock34dpll3_m3x2_ck@d00ti,gate-clock4  5emu_core_alwon_ckfixed-factor-clock5.sys_altclk fixed-clockW<mcbsp_clks fixed-clockWcore_ckfixed-factor-clock&6dpll1_fck@940ti,divider-clock6g @r7dpll1_ck@904ti,omap3-dpll-clock)7  $ @ 4dpll1_x2_ckfixed-factor-clock8dpll1_x2m2_ck@944ti,divider-clock8g DrLcm_96m_fckfixed-factor-clock9:clock@d40 ti,clksel @clock-dpll3-m2ti,divider-clock dpll3_m2_ck%gr&clock-omap-96m-fck ti,mux-clock omap_96m_fck:)`clock-omap-54m-fck ti,mux-clock omap_54m_fck;<Hclock-omap-48m-fck ti,mux-clock omap_48m_fck=<@clock@e40 ti,clksel@clock-dpll4-m3ti,divider-clock dpll4_m3_ck'g r>clock-dpll4-m4ti,divider-clock dpll4_m4_ck'grAdpll4_m3x2_mul_ckfixed-factor-clock>?dpll4_m3x2_ck@d00ti,gate-clock? ;cm_96m_d2_fckfixed-factor-clock:=omap_12m_fckfixed-factor-clock@adpll4_m4x2_mul_ckti,fixed-factor-clockABdpll4_m4x2_ck@d00ti,gate-clockB edpll4_m5_ck@f40ti,divider-clock'g?@rCdpll4_m5x2_mul_ckti,fixed-factor-clockCDdpll4_m5x2_ck@d00ti,gate-clockD dpll4_m6x2_mul_ckfixed-factor-clockEFdpll4_m6x2_ck@d00ti,gate-clockF Gemu_per_alwon_ckfixed-factor-clockG/clock@d70 ti,clksel pclock-clkout2-src-gate ti,composite-no-wait-gate-clockclkout2_src_gate_ck6Jclock-clkout2-src-muxti,composite-mux-clockclkout2_src_mux_ck6):HKclock-sys-clkout2ti,divider-clock sys_clkout2Ig@clkout2_src_ckti,composite-clockJKImpu_ckfixed-factor-clockLMarm_fck@924ti,divider-clockM $gemu_mpu_alwon_ckfixed-factor-clockM0clock@a40 ti,clksel @clock-l3-ickti,divider-clockl3_ick6grNclock-l4-ickti,divider-clockl4_ickNgrPclock-gpt10-mux-fckti,composite-mux-clockgpt10_mux_fckO)]clock-gpt11-mux-fckti,composite-mux-clockgpt11_mux_fckO)_clock-ssi-ssr-div-fck-3430es2ti,composite-divider-clockssi_ssr_div_fck_3430es2*$clock@c40 ti,clksel @clock-rm-ickti,divider-clockrm_ickPgrclock-gpt1-mux-fckti,composite-mux-clock gpt1_mux_fckO)hclock-usim-mux-fckti,composite-mux-clock usim_mux_fck()QRSTUVWXYrclock@a00 ti,clksel clock-gpt10-gate-fckti,composite-gate-clockgpt10_gate_fck) \clock-gpt11-gate-fckti,composite-gate-clockgpt11_gate_fck) ^clock-mmchs2-fckti,wait-gate-clock mmchs2_fckclock-mmchs1-fckti,wait-gate-clock mmchs1_fckclock-i2c3-fckti,wait-gate-clock i2c3_fckclock-i2c2-fckti,wait-gate-clock i2c2_fckclock-i2c1-fckti,wait-gate-clock i2c1_fckclock-mcbsp5-gate-fckti,composite-gate-clockmcbsp5_gate_fck clock-mcbsp1-gate-fckti,composite-gate-clockmcbsp1_gate_fck clock-mcspi4-fckti,wait-gate-clock mcspi4_fckZclock-mcspi3-fckti,wait-gate-clock mcspi3_fckZclock-mcspi2-fckti,wait-gate-clock mcspi2_fckZclock-mcspi1-fckti,wait-gate-clock mcspi1_fckZclock-uart2-fckti,wait-gate-clock uart2_fckZclock-uart1-fckti,wait-gate-clock uart1_fckZ clock-hdq-fckti,wait-gate-clockhdq_fck[clock-modem-fckti,omap3-interface-clock modem_fck)clock-mspro-fckti,wait-gate-clock mspro_fckclock-ssi-ssr-gate-fck-3430es2 ti,composite-no-wait-gate-clockssi_ssr_gate_fck_3430es2*clock-mmchs3-fckti,wait-gate-clock mmchs3_fckgpt10_fckti,composite-clock\]gpt11_fckti,composite-clock^_core_96m_fckfixed-factor-clock`core_48m_fckfixed-factor-clock@Zcore_12m_fckfixed-factor-clocka[core_l3_ickfixed-factor-clockNbclock@a10 ti,clksel clock-sdrc-ickti,wait-gate-clock sdrc_ickbclock-mmchs2-ickti,omap3-interface-clock mmchs2_ickcclock-mmchs1-ickti,omap3-interface-clock mmchs1_ickcclock-hdq-ickti,omap3-interface-clockhdq_ickcclock-mcspi4-ickti,omap3-interface-clock mcspi4_ickcclock-mcspi3-ickti,omap3-interface-clock mcspi3_ickcclock-mcspi2-ickti,omap3-interface-clock mcspi2_ickcclock-mcspi1-ickti,omap3-interface-clock mcspi1_ickcclock-i2c3-ickti,omap3-interface-clock i2c3_ickcclock-i2c2-ickti,omap3-interface-clock i2c2_ickcclock-i2c1-ickti,omap3-interface-clock i2c1_ickcclock-uart2-ickti,omap3-interface-clock uart2_ickcclock-uart1-ickti,omap3-interface-clock uart1_ickc clock-gpt11-ickti,omap3-interface-clock gpt11_ickc clock-gpt10-ickti,omap3-interface-clock gpt10_ickc clock-mcbsp5-ickti,omap3-interface-clock mcbsp5_ickc clock-mcbsp1-ickti,omap3-interface-clock mcbsp1_ickc clock-omapctrl-ickti,omap3-interface-clock omapctrl_ickcclock-aes2-ickti,omap3-interface-clock aes2_ickcclock-sha12-ickti,omap3-interface-clock sha12_ickcclock-icr-ickti,omap3-interface-clockicr_ickcclock-des2-ickti,omap3-interface-clock des2_ickcclock-mspro-ickti,omap3-interface-clock mspro_ickcclock-mailboxes-ickti,omap3-interface-clockmailboxes_ickcclock-sad2d-ickti,omap3-interface-clock sad2d_ickNclock-hsotgusb-ick-3430es2"ti,omap3-hsotgusb-interface-clockhsotgusb_ick_3430es2bclock-ssi-ick-3430es2ti,omap3-ssi-interface-clockssi_ick_3430es2dclock-mmchs3-ickti,omap3-interface-clock mmchs3_ickcgpmc_fckfixed-factor-clockbcore_l4_ickfixed-factor-clockPcclock@e00 ti,clkselclock-dss-tv-fckti,gate-clock dss_tv_fckHclock-dss-96m-fckti,gate-clock dss_96m_fck`clock-dss2-alwon-fckti,gate-clockdss2_alwon_fck)clock-dss1-alwon-fck-3430es2ti,dss-gate-clockdss1_alwon_fck_3430es2edummy_ck fixed-clockWclock@c00 ti,clksel clock-gpt1-gate-fckti,composite-gate-clockgpt1_gate_fck)gclock-gpio1-dbckti,gate-clock gpio1_dbckfclock-wdt2-fckti,wait-gate-clock wdt2_fckfclock-sr1-fckti,wait-gate-clocksr1_fck)clock-sr2-fckti,wait-gate-clocksr2_fck)clock-usim-gate-fckti,composite-gate-clockusim_gate_fck` gpt1_fckti,composite-clockghwkup_32k_fckfixed-factor-clockOfclock@c10 ti,clksel clock-wdt2-ickti,omap3-interface-clock wdt2_ickiclock-wdt1-ickti,omap3-interface-clock wdt1_ickiclock-gpio1-ickti,omap3-interface-clock gpio1_ickiclock-omap-32ksync-ickti,omap3-interface-clockomap_32ksync_ickiclock-gpt12-ickti,omap3-interface-clock gpt12_ickiclock-gpt1-ickti,omap3-interface-clock gpt1_ickiclock-usim-ickti,omap3-interface-clock usim_icki per_96m_fckfixed-factor-clock9per_48m_fckfixed-factor-clock@jclock@1000 ti,clkselclock-uart3-fckti,wait-gate-clock uart3_fckj clock-gpt2-gate-fckti,composite-gate-clockgpt2_gate_fck)lclock-gpt3-gate-fckti,composite-gate-clockgpt3_gate_fck)nclock-gpt4-gate-fckti,composite-gate-clockgpt4_gate_fck)pclock-gpt5-gate-fckti,composite-gate-clockgpt5_gate_fck)rclock-gpt6-gate-fckti,composite-gate-clockgpt6_gate_fck)tclock-gpt7-gate-fckti,composite-gate-clockgpt7_gate_fck)vclock-gpt8-gate-fckti,composite-gate-clockgpt8_gate_fck) xclock-gpt9-gate-fckti,composite-gate-clockgpt9_gate_fck) zclock-gpio6-dbckti,gate-clock gpio6_dbckkclock-gpio5-dbckti,gate-clock gpio5_dbckkclock-gpio4-dbckti,gate-clock gpio4_dbckkclock-gpio3-dbckti,gate-clock gpio3_dbckkclock-gpio2-dbckti,gate-clock gpio2_dbckk clock-wdt3-fckti,wait-gate-clock wdt3_fckk clock-mcbsp2-gate-fckti,composite-gate-clockmcbsp2_gate_fckclock-mcbsp3-gate-fckti,composite-gate-clockmcbsp3_gate_fckclock-mcbsp4-gate-fckti,composite-gate-clockmcbsp4_gate_fckclock@1040 ti,clksel@clock-gpt2-mux-fckti,composite-mux-clock gpt2_mux_fckO)mclock-gpt3-mux-fckti,composite-mux-clock gpt3_mux_fckO)oclock-gpt4-mux-fckti,composite-mux-clock gpt4_mux_fckO)qclock-gpt5-mux-fckti,composite-mux-clock gpt5_mux_fckO)sclock-gpt6-mux-fckti,composite-mux-clock gpt6_mux_fckO)uclock-gpt7-mux-fckti,composite-mux-clock gpt7_mux_fckO)wclock-gpt8-mux-fckti,composite-mux-clock gpt8_mux_fckO)yclock-gpt9-mux-fckti,composite-mux-clock gpt9_mux_fckO){gpt2_fckti,composite-clocklmgpt3_fckti,composite-clocknogpt4_fckti,composite-clockpqgpt5_fckti,composite-clockrsgpt6_fckti,composite-clocktugpt7_fckti,composite-clockvwgpt8_fckti,composite-clockxygpt9_fckti,composite-clockz{per_32k_alwon_fckfixed-factor-clockOkper_l4_ickfixed-factor-clockP|clock@1010 ti,clkselclock-gpio6-ickti,omap3-interface-clock gpio6_ick|clock-gpio5-ickti,omap3-interface-clock gpio5_ick|clock-gpio4-ickti,omap3-interface-clock gpio4_ick|clock-gpio3-ickti,omap3-interface-clock gpio3_ick|clock-gpio2-ickti,omap3-interface-clock gpio2_ick| clock-wdt3-ickti,omap3-interface-clock wdt3_ick| clock-uart3-ickti,omap3-interface-clock uart3_ick| clock-uart4-ickti,omap3-interface-clock uart4_ick|clock-gpt9-ickti,omap3-interface-clock gpt9_ick| clock-gpt8-ickti,omap3-interface-clock gpt8_ick| clock-gpt7-ickti,omap3-interface-clock gpt7_ick|clock-gpt6-ickti,omap3-interface-clock gpt6_ick|clock-gpt5-ickti,omap3-interface-clock gpt5_ick|clock-gpt4-ickti,omap3-interface-clock gpt4_ick|clock-gpt3-ickti,omap3-interface-clock gpt3_ick|clock-gpt2-ickti,omap3-interface-clock gpt2_ick|clock-mcbsp2-ickti,omap3-interface-clock mcbsp2_ick|clock-mcbsp3-ickti,omap3-interface-clock mcbsp3_ick|clock-mcbsp4-ickti,omap3-interface-clock mcbsp4_ick|emu_src_ckti,clkdm-gate-clock}1secure_32k_fck fixed-clockW~gpt12_fckfixed-factor-clock~wdt1_fckfixed-factor-clock~security_l4_ick2fixed-factor-clockPclock@a14 ti,clksel clock-aes1-ickti,omap3-interface-clock aes1_ickclock-rng-ickti,omap3-interface-clockrng_ickclock-sha11-ickti,omap3-interface-clock sha11_ickclock-des1-ickti,omap3-interface-clock des1_ickclock-pka-ickti,omap3-interface-clockpka_ickclock@f00 ti,clkselclock-cam-mclkti,gate-clock cam_mclkclock-csi2-96m-fckti,gate-clock csi2_96m_fckcam_ick@f10!ti,omap3-no-wait-interface-clockPsecurity_l3_ickfixed-factor-clockNssi_l4_ickfixed-factor-clockPdsr_l4_ickfixed-factor-clockPdpll2_fck@40ti,divider-clock6g@rdpll2_ck@4ti,omap3-dpll-clock)$@4dpll2_m2_ck@44ti,divider-clockgDriva2_ck@0ti,wait-gate-clockclock@a18 ti,clksel clock-mad2d-ickti,omap3-interface-clock mad2d_ickNclock-usbtll-ickti,omap3-interface-clock usbtll_ickcssi_ssr_fck_3430es2ti,composite-clockssi_sst_fck_3430es2fixed-factor-clock sys_d2_ckfixed-factor-clock)Qomap_96m_d2_fckfixed-factor-clock`Romap_96m_d4_fckfixed-factor-clock`Somap_96m_d8_fckfixed-factor-clock`Tomap_96m_d10_fckfixed-factor-clock` Udpll5_m2_d4_ckfixed-factor-clockVdpll5_m2_d8_ckfixed-factor-clockWdpll5_m2_d16_ckfixed-factor-clockXdpll5_m2_d20_ckfixed-factor-clockYusim_fckti,composite-clockdpll5_ck@d04ti,omap3-dpll-clock))  $ L 4dpll5_m2_ck@d50ti,divider-clockg Prsgx_gate_fck@b00ti,composite-gate-clock6 core_d3_ckfixed-factor-clock6core_d4_ckfixed-factor-clock6core_d6_ckfixed-factor-clock6omap_192m_alwon_fckfixed-factor-clock-core_d2_ckfixed-factor-clock6sgx_mux_fck@b40ti,composite-mux-clock : @sgx_fckti,composite-clocksgx_ick@b10ti,wait-gate-clockN cpefuse_fck@a08ti,gate-clock) ts_fck@a08ti,gate-clockO usbtll_fck@a08ti,wait-gate-clock dss_ick_3430es2@e10ti,omap3-dss-interface-clockPusbhost_120m_fck@1400ti,gate-clockusbhost_48m_fck@1400ti,dss-gate-clock@usbhost_ick@1410ti,omap3-dss-interface-clockPclockdomainscore_l3_clkdmti,clockdomaindpll3_clkdmti,clockdomain%dpll1_clkdmti,clockdomainper_clkdmti,clockdomainhemu_clkdmti,clockdomain1dpll4_clkdmti,clockdomain'wkup_clkdmti,clockdomain$dss_clkdmti,clockdomaincore_l4_clkdmti,clockdomaincam_clkdmti,clockdomainiva2_clkdmti,clockdomaindpll2_clkdmti,clockdomaind2d_clkdmti,clockdomain dpll5_clkdmti,clockdomainsgx_clkdmti,clockdomainusbhost_clkdmti,clockdomain target-module@48320000ti,sysc-omap2ti,syscH2H2 revsysc&ffckick+ H2counter@0ti,omap-counter32k interrupt-controller@48200000ti,omap3-intc H target-module@48056000ti,sysc-omap2ti,syscH`H`,H`(revsyscsyss# 2 &4bick+ H`dma-controller@0ti,omap3430-sdmati,omap-sdma @K X`gpio@48310000ti,omap3-gpioH1gpio1ew gpio@49050000ti,omap3-gpioIgpio2w gpio@49052000ti,omap3-gpioI gpio3w gpio@49054000ti,omap3-gpioI@ gpio4w gpio@49056000ti,omap3-gpioI`!gpio5w gpio@49058000ti,omap3-gpioI"gpio6w serial@4806a000ti,omap3-uartH HH12Mtxrxuart1Wlserial@4806c000ti,omap3-uartHIH34Mtxrxuart2Wlserial@49020000ti,omap3-uartIJH56Mtxrxuart3Wlpdefault~i2c@48070000 ti,omap3-i2cH8+i2c1W'@twl@48H  ti,twl4030 pdefault~audioti,twl4030-audiocodecrtcti,twl4030-rtc bciti,twl4030-bci  vacwatchdogti,twl4030-wdtregulator-vaux1ti,twl4030-vaux1regulator-vaux2ti,twl4030-vaux2 vdd_ehciw@w@regulator-vaux3ti,twl4030-vaux3regulator-vaux4ti,twl4030-vaux4regulator-vdd1ti,twl4030-vdd1 ' regulator-vdacti,twl4030-vdacw@w@regulator-vioti,twl4030-vioregulator-vintana1ti,twl4030-vintana1regulator-vintana2ti,twl4030-vintana2regulator-vintdigti,twl4030-vintdigregulator-vmmc1ti,twl4030-vmmc1:0regulator-vmmc2ti,twl4030-vmmc2:0regulator-vusb1v5ti,twl4030-vusb1v5regulator-vusb1v8ti,twl4030-vusb1v8regulator-vusb3v1ti,twl4030-vusb3v1regulator-vpll1ti,twl4030-vpll1regulator-vpll2ti,twl4030-vpll2w@w@regulator-vsimti,twl4030-vsimw@-gpioti,twl4030-gpiow twl4030-usbti,twl4030-usb  &4= pwmti,twl4030-pwmHpwmledti,twl4030-pwmledHpwrbuttonti,twl4030-pwrbuttonkeypadti,twl4030-keypadScmadcti,twl4030-madcvi2c@48072000 ti,omap3-i2cH 9+i2c2 Adisabledi2c@48060000 ti,omap3-i2cH=+i2c3Wpdefault~mailbox@48094000ti,omap3-mailboxmailboxH @mbox-dsp  spi@48098000ti,omap2-mcspiH A+mcspi1@H#$%&'()* Mtx0rx0tx1rx1tx2rx2tx3rx3pdefault~spi@4809a000ti,omap2-mcspiH B+mcspi2 H+,-.Mtx0rx0tx1rx1spi@480b8000ti,omap2-mcspiH [+mcspi3 HMtx0rx0tx1rx1pdefault~spi@480ba000ti,omap2-mcspiH 0+mcspi4HFGMtx0rx01w@480b2000 ti,omap3-1wH :hdq1wmmc@4809c000ti,omap3-hsmmcH Smmc1H=>Mtxrxpdefault~ mmc@480b4000ti,omap3-hsmmcH @Vmmc2H/0Mtxrxpdefault~"0mmc@480ad000ti,omap3-hsmmcH ^mmc3HMNMtxrx Adisabledmmu@480bd400Cti,omap2-iommuH mmu_ispPmmu@5d000000Cti,omap2-iommu]mmu_iva Adisabledwdt@48314000 ti,omap3-wdtH1@ wd_timer2mcbsp@48074000ti,omap3-mcbspH@mpu ;< `commontxrxpmcbsp1H Mtxrxfck Adisabledtarget-module@480a0000ti,sysc-omap2ti,syscH <H @H Drevsyscsyss&4ick+ H rng@0 ti,omap2-rng 4mcbsp@49022000ti,omap3-mcbspI I mpusidetone>?`commontxrxsidetonepmcbsp2mcbsp2_sidetoneH!"MtxrxfckickAokaymcbsp@49024000ti,omap3-mcbspI@I mpusidetoneYZ`commontxrxsidetonepmcbsp3mcbsp3_sidetoneHMtxrxfckickAokaypdefault~mcbsp@49026000ti,omap3-mcbspI`mpu 67 `commontxrxpmcbsp4HMtxrxfck Adisabledmcbsp@48096000ti,omap3-mcbspH `mpu QR `commontxrxpmcbsp5HMtxrxfck Adisabledsham@480c3000ti,omap3-shamshamH 0d1HEMrx Adisabledtarget-module@48318000ti,sysc-omap2-timerti,syscH1H1H1revsyscsyss' &4fckick+ H1timer@0ti,omap3430-timerfck%Otarget-module@49032000ti,sysc-omap2-timerti,syscI I I revsyscsyss' &4fckick+ I timer@0ti,omap3430-timer&timer@49034000ti,omap3430-timerI@'timer3timer@49036000ti,omap3430-timerI`(timer4timer@49038000ti,omap3430-timerI)timer5timer@4903a000ti,omap3430-timerI*timer6timer@4903c000ti,omap3430-timerI+timer7timer@4903e000ti,omap3430-timerI,timer8timer@49040000ti,omap3430-timerI-timer9timer@48086000ti,omap3430-timerH`.timer10timer@48088000ti,omap3430-timerH/timer11target-module@48304000ti,sysc-omap2-timerti,syscH0@H0@H0@revsyscsyss' &4fckick+ H0@timer@0ti,omap3430-timer_usbhstll@48062000 ti,usbhs-tllH N usb_tll_hsusbhshost@48064000ti,usbhs-hostH@ usb_host_hs+ ehci-phyohci@48064400ti,ohci-omap3HDLehci@48064800 ti,ehci-omapHHM2gpmc@6e000000ti,omap3430-gpmcgpmcnHMrxtx7C+ w0 nand@0,0ti,omap2-nand   Udvsw$$$0 'H8HI6X+x-loader@0 jX-Loaderbootloaders@80000jU-Bootbootloaders_env@260000 jU-Boot Env&kernel@280000jKernel(@filesystem@680000 jFile Systemhusb_otg_hs@480ab000ti,omap3-musbH \]`mcdma usb_otg_hsp{  2  usb2-phy82dss@48050000 ti,omap3-dssHAokay dss_corefck+pdefault~ dispc@48050400ti,omap3-dispcH dss_dispcfckencoder@4804fc00 ti,omap3-dsiHH@H protophypll Adisabled dss_dsi1 fcksys_clk+encoder@48050800ti,omap3-rfbiH Adisabled dss_rfbifckickencoder@48050c00ti,omap3-vencH  Adisabled dss_vencfckportendpoint ssi-controller@48058000 ti,omap3-ssissiAokayHHsysgddG`gdd_mpu+   ssi_ssr_fckssi_sst_fckssi_ickssi-port@4805a000ti,omap3-ssi-portHHtxrxCDssi-port@4805b000ti,omap3-ssi-portHHtxrxEFpinmux@480025d8 ti,omap3-padconfpinctrl-singleH%$+ 5Sisp@480bc000 ti,omap3-ispH H | lports+bandgap@48002524H%$ti,omap34xx-bandgaptarget-module@480cb000ti,sysc-omap3430-srti,syscsmartreflex_coreH $syscfck+ H smartreflex@0ti,omap3-smartreflex-coretarget-module@480c9000ti,sysc-omap3430-srti,syscsmartreflex_mpu_ivaH $syscfck+ H smartreflex@480c9000ti,omap3-smartreflex-mpu-ivatarget-module@50000000ti,sysc-omap2ti,syscPrevfckick+ P@opp-tableoperating-points-v2-ti-cpu opp1-125000000sY@  opp2-250000000沀 g8g8g8 opp3-500000000e OOO opp4-550000000 U txtxtx opp5-600000000#F ppp opp6-720000000*T ppp )thermal-zonescpu-thermal4JXN etripscpu_alertu8passivecpu_critu_ criticalcooling-mapsmap0 memory@80000000|memoryhsusb2_power_regregulator-fixed hsusb2_vbus2Z2Z phsusb2_phyusb-nop-xceiv =soundti,omap-twl4030 omap3beagleregulator-mmc2-sdio-poweronregulator-fixedregulator-mmc2-sdio-poweron00 'gpio_poweroffpdefault~gpio-poweroff display panel-dpijlcdpdefault~  portendpoint panel-timingWP ( V   +  8 B O \ fbacklightgpio-backlightpdefault~   v compatibleinterrupt-parent#address-cells#size-cellsmodeli2c0i2c1i2c2mmc0mmc1mmc2serial0serial1serial2display0device_typeregclocksclock-namesclock-latencyoperating-points-v2#cooling-cellscpu0-supplyphandleinterruptsti,hwmodsranges#pinctrl-cells#interrupt-cellsinterrupt-controllerpinctrl-single,register-widthpinctrl-single,function-maskpinctrl-namespinctrl-0pinctrl-single,pinssysconregulator-nameregulator-min-microvoltregulator-max-microvolt#clock-cellsclock-output-namesti,bit-shiftreg-namesti,sysc-maskti,sysc-sidleti,syss-maskstatusdmasdma-namesclock-frequencyti,max-divti,index-starts-at-oneclock-multclock-divti,set-bit-to-disableti,clock-multti,clock-divti,set-rate-parentti,index-power-of-twoti,dividersti,low-power-stopti,lockti,low-power-bypassti,sysc-midle#dma-cellsdma-channelsdma-requeststi,gpio-always-ongpio-controller#gpio-cellsinterrupts-extendedbci3v1-supplyio-channelsio-channel-namesregulator-always-onti,use-ledsti,pullupsti,pulldownsusb1v5-supplyusb1v8-supplyusb3v1-supplyusb_mode#phy-cells#pwm-cellskeypad,num-rowskeypad,num-columns#io-channel-cells#mbox-cellsti,mbox-num-usersti,mbox-num-fifosti,mbox-txti,mbox-rxti,spi-num-csti,dual-voltpbias-supplyvmmc-supplyvqmmc-supplycd-gpiosbus-widthnon-removablecap-power-off-card#iommu-cellsti,#tlb-entriesinterrupt-namesti,buffer-size#sound-dai-cellsti,no-reset-on-initti,no-idleti,timer-alwonassigned-clocksassigned-clock-parentsti,timer-dspti,timer-pwmti,timer-secureport2-moderemote-wakeup-connectedphysgpmc,num-csgpmc,num-waitpinsnand-bus-widthgpmc,device-widthti,nand-ecc-optgpmc,cs-on-nsgpmc,cs-rd-off-nsgpmc,cs-wr-off-nsgpmc,adv-on-nsgpmc,adv-rd-off-nsgpmc,adv-wr-off-nsgpmc,oe-on-nsgpmc,oe-off-nsgpmc,we-on-nsgpmc,we-off-nsgpmc,rd-cycle-nsgpmc,wr-cycle-nsgpmc,access-nsgpmc,wr-access-nslabelmultipointnum-epsram-bitsinterface-typeusb-phyphy-namespowerremote-endpointdata-linesiommusti,phy-type#thermal-sensor-cellsopp-hzopp-microvoltopp-supported-hwopp-suspendturbo-modepolling-delay-passivepolling-delaycoefficientsthermal-sensorstemperaturehysteresistripcooling-devicegpiostartup-delay-usreset-gpiosvcc-supplyti,modelti,mcbspenable-gpioshactivevactivehfront-porchhback-porchhsync-lenvback-porchvfront-porchvsync-lenhsync-activevsync-activede-activepixelclk-activedefault-on