[-8U(Up ARM Juno development board (r0)arm,junoarm,vexpress-<refclk7273800hz fixed-clockHUnH ejuno:uartclkx9clk48mhz fixed-clockHUl eclk48mhzx=clk50mhz fixed-clockHUesmc_clkx refclk100mhz fixed-clockHU eapb_pclkx refclk400mhz fixed-clockHUׄ efaxi_clkx3smb@8000000 simple-bus-<x  DEF    clk24mhz fixed-clockHUn6ejuno_mb:clk24mhzxclk25mhz fixed-clockHU}x@ejuno_mb:clk25mhzxrefclk1mhz fixed-clockHUB@ejuno_mb:refclk1mhzxrefclk32khz fixed-clockHUejuno_mb:refclk32khzxmotherboardarm,vexpress,v2p-p1simple-bus-< V2M-JunoRrs1mcc-sb-3v3regulator-fixed MCC_SB_3V32Z2Zxgpio-keys gpio-keyspower-button22DRt]POWER chome-button22DRf]HOME crlock-button22DR]RLOCK cvol-up-button22DRs]VOL+ cvol-down-button22DRr]VOL- cnmi-button22DRc]NMI cflash@0,00000000arm,vexpress-flashcfi-flashiafs z~ disabledethernet@2,00000000smsc,lan9118smsc,lan9115 zmiiiofpga@3,00000000 simple-bus-< sysctl@20000arm,sp810arm,primecellz refclktimclkapb_pclkH0etimerclken0timerclken1timerclken2timerclken3  xapbregs@10000sysconsimple-mfdzled0register-bit-led1 ]vexpress:0 8heartbeatNonled1register-bit-led1 ]vexpress:18mmc0Noffled2register-bit-led1 ]vexpress:28cpu0Noffled3register-bit-led1 ]vexpress:38cpu1Noffled4register-bit-led1 ]vexpress:48cpu2Noffled5register-bit-led1  ]vexpress:58cpu3Noffled6register-bit-led1@ ]vexpress:6Noffled7register-bit-led1 ]vexpress:7Noffmmci@50000arm,pl180arm,primecellz\j mclkapb_pclkkmi@60000arm,pl050arm,primecellz KMIREFCLKapb_pclkkmi@70000arm,pl050arm,primecellz KMIREFCLKapb_pclkwdt@f0000arm,sp805arm,primecellz wdogclkapb_pclktimer@110000arm,sp804arm,primecellz timclken1timclken2apb_pclktimer@120000arm,sp804arm,primecellz timclken1timclken2apb_pclkrtc@170000arm,pl031arm,primecellz  apb_pclkgpio@1d0000arm,pl061arm,primecellz  apb_pclkvxtimer@2a810000arm,armv7-timer-memz*U-< disabledframe@2a830000 <z*mhu@2b1f0000arm,mhuarm,primecellz+$#mhu_lpri_rxmhu_hpri_rx  apb_pclkx/iommu@2b500000arm,mmu-401arm,smmu-v1z+P(( disabledx.iommu@2b600000arm,mmu-401arm,smmu-v1z+`** xinterrupt-controller@2c010000arm,gic-400arm,cortex-a15-gic@z,, , , -<  ?,xv2m@0arm,gic-v2m-frame zx-v2m@10000arm,gic-v2m-frame zv2m@20000arm,gic-v2m-frame zv2m@30000arm,gic-v2m-frame ztimerarm,armv8-timer0 ?? ? ?etf@20010000 arm,coresight-tmcarm,primecellz   apb_pclk ports-<port@0zendpoint% xport@1zendpoint% x,tpiu@20030000!arm,coresight-tpiuarm,primecellz   apb_pclk portendpoint%x*funnel@20040000#arm,coresight-funnelarm,primecellz   apb_pclk ports-<port@0zendpoint%x port@1zendpoint%xport@2zendpoint%xport@3zendpoint%xetr@20070000 arm,coresight-tmcarm,primecellz 5  apb_pclk portendpoint%x+stm@20100000 arm,coresight-stmarm,primecell z (>?O@A_xcpu@1arm,cortex-a57arm,armv8zJcpupsci@@1>>?O@A_xcpu@100arm,cortex-a53arm,armv8zJcpupsci@@1>B?O@A_Bxcpu@101arm,cortex-a53arm,armv8zJcpupsci@@1>B?O@A_Bx$cpu@102arm,cortex-a53arm,armv8zJcpupsci@@1>B?O@A_Bx&cpu@103arm,cortex-a53arm,armv8zJcpupsci@@1>B?O@A_Bx(l2-cache0cache @x>l2-cache1cache@xBpmu-a57arm,cortex-a57-pmurpmu-a53arm,cortex-a53-pmu0r$&( dma-rangesmodelcompatibleinterrupt-parent#address-cells#size-cells#clock-cellsclock-frequencyclock-output-namesphandle#interrupt-cellsinterrupt-map-maskinterrupt-maparm,hbiarm,vexpress,sitearm,v2m-memory-mapregulator-nameregulator-min-microvoltregulator-max-microvoltregulator-always-ondebounce-intervalwakeup-sourcelinux,codelabelgpioslinux,part-proberegbank-widthstatusinterruptsphy-modereg-io-widthsmsc,irq-active-highsmsc,irq-push-pullclocksvdd33a-supplyvddvario-supplyclock-namesassigned-clocksassigned-clock-parentsoffsetlinux,default-triggerdefault-statemax-frequencyvmmc-supplygpio-controller#gpio-cellsinterrupt-controllerframe-numberinterrupt-names#mbox-cells#iommu-cells#global-interruptsdma-coherentpower-domainsmsi-controllerslave-moderemote-endpointiommusreg-namescpudevice_typebus-rangelinux,pci-domainmsi-parentiommu-map-maskiommu-mapmboxesshmemclock-indicesnum-domains#power-domain-cells#thermal-sensor-cellspolling-delaypolling-delay-passivethermal-sensors#dma-cells#dma-channels#dma-requestsi2c-sda-hold-time-nsserial0stdout-pathmethodentry-methodarm,psci-suspend-paramlocal-timer-stopentry-latency-usexit-latency-usmin-residency-usenable-methodi-cache-sizei-cache-line-sizei-cache-setsd-cache-sized-cache-line-sized-cache-setsnext-level-cachecpu-idle-statescapacity-dmips-mhzinterrupt-affinity